MIT/LCS/TM-30

SIM360:
A S/360 SIMULATOR

Wm. Arthur McCray

May 1972
SIM360: A S/360 SIMULATOR

Wm. Arthur Mc Cray

MAC Technical Memorandum 30

May 1972

This research was supported by the Advanced Research Projects Agency of the Department of Defense under ARPA Order No. 2095, and was monitored by ONR under Contract No. N00014-70-A-0362-0006.

Massachusetts Institute of Technology

PROJECT MAC

Cambridge Massachusetts 02139
SIM360: A S/360 SIMULATION

by

WM. ARTHUR Mc CRAY

Submitted to the Department of Mechanical Engineering on May 12, 1972 in partial fulfillment of the requirements for the degree of Bachelor of Science.

ABSTRACT

Modern, large-scale computer systems typically operate under the control of an operating system or executive program, and reserve for the exclusive use of the operating system a set of privileged instructions, which the normal users may not issue. This very necessary arrangement produces a problem of equipment availability for those who wish to develop or investigate operating systems programs, because such programs cannot be run as normal user jobs under an executive program.

This thesis describes SIM360, a detailed simulator of a representative IBM S/360 computer, which was written to run student programs, programs assigned as machine problems for a course in operating systems. The simulator allows programs to issue all of the privileged instructions of the S/360, and thus provides a readily available tool for the study of operating systems programs.

Thesis Supervisor:  John J. Donovan
Title:  Professor of Electrical Engineering
ACKNOWLEDGMENTS

The author wishes to express sincere appreciation to Professor John Donovan and Mr. Stuart Madnick for their suggestions, guidance, patience and encouragement, and particularly for the fact that the writing of SIM360 has been a rewarding and truly educational experience.

The students of 6.802, Advanced Operating Systems, who exhibited remarkable patience and a gentle insistence on absolute accuracy, are due special thanks for their helpful criticisms and faithful reporting of bugs.

Finally, to my incredibly patient and loving wife, typist and helpmeet, I offer my profound gratitude for her constant and irresistible encouragement and support.
# TABLE OF CONTENTS

1. INTRODUCTION .......................................................... 7
2. DESCRIPTION OF SIM360 .................................................. 12
   2.1 Advantages and Features ........................................... 12
   2.2 Configuration of the Simulated System ......................... 15
   2.3 Structure of the Simulator ........................................ 17
   2.4 Program Operation ................................................ 20
3. PROGRAMMING TECHNIQUES ............................................ 29
   3.1 The Virtual Core Array .......................................... 29
   3.2 The Program Status Word ........................................ 30
   3.3 The Interrupt and Event Queue .................................. 30
   3.4 I/O Specification Blocks ........................................ 31
4. CONCLUSIONS ............................................................ 33

APPENDIX A : PROGRAMMING FOR THE S/360 SIMULATOR ............. 34
   A.1 Introduction ....................................................... 34
   A.2 Implemented Instructions ....................................... 34
   A.3 Preparing a Program ............................................. 39
   A.4 Input/Output Environment ....................................... 41
   A.5 Debugging Aids and Monitoring Features ...................... 42
   A.6 Hints ............................................................... 63

APPENDIX B : INSTRUCTORS MANUAL .................................... 65
   B.1 Student Decks ..................................................... 65
   B.2 Assembler Instructions ......................................... 66
   B.3 Simulator Instructions ......................................... 67
APPENDIX C : GUIDE TO MAINTENANCE, MODIFICATION AND REPROGRAMMING

C.1 Overview 75
C.2 Module SIMLINK 76
C.3 Module SIMCPU 83
C.4 Module SIMIO 95
C.5 Module TRACE 111

BIBLIOGRAPHY 117
LIST OF FIGURES

1 : Simulated Hardware Configuration               page 16
2 : Simulator Structure and Data Flow              19
3 : Simulator Operation Overview                  24
C-1 : Parameter Processing                         77
C-2 : Program Loading                              80
C-3 : Instruction Interpretation                  85
C-4 : Accessing the Virtual Core Array            88
C-5 : Alignment and Protection Checking           90
C-6 : Interrupt and Event Processing              92
C-7 : Simulation of HALT I/O                      99
C-8 : Simulation of TEST I/O                      100
C-9 : Channel Interpreter                         102
C-10: Interrupt and Event Queue Entries           104
C-11: Event Processing                             107
C-12: RFS Command to Card Header                  109
C-13: Trace Macro Data                             113
C-14: Trace Queue Entries                         114
1. INTRODUCTION

A simulation of a system is normally undertaken to provide a manipulatable model of the system for investigation and study. In some cases the system being simulated may not exist, or may be in a development stage, and thus is unavailable for use. This would be the case with a proposed mass transit system, for example, where the capabilities and performance of the system must be carefully evaluated before committing perhaps millions of dollars for development. Another, and very frequent use of simulators in this respect, is to provide the ability to develop the hardware and software of a new computer system in parallel. A simulator of the computer system, written to operate on existing computer hardware, is used to develop and debug the software for the computer before a working prototype is completed, and in this way a large savings in total system development time can be realized.

In other cases the simulated system may exist, but for some reason be difficult or impossible to use for experimentation. One cannot, in practice, block a traffic artery in a major city to study the resulting flow of traffic, or vary the mass of the moon to study the effect on the tide. In much the same sense, a simulation of an existing computer system can provide an important tool for research, develop-
ment, and teaching. Modern, large-scale computer systems operate under the control of an operating system or executive program, and place definite restrictions on the operations which may be performed by programs run on the system. Typically, user programs may not use instructions which directly affect input/output devices, protection mechanisms, the interrupt structure, and other basic aspects of the processor state. Because the operating system provides user programs with indirect methods of performing operations with privileged facilities, most programs can be run; however, operating system programs, that is, complete programs which may issue any instruction implemented by the computer, programs which in fact may be intended to provide the indirect methods for performing privileged operations, are excluded. For this large and important class of programs, then, the computer system is unavailable\(^1\) for testing or development. A simulator of the computer system provides a solution to this basic problem, and offers other substantial advantages as well.

\(^{1}\) In a relative sense. Manufacturers' personnel and software support staff members at large installations may have access to a "bare-bones" system on a limited basis. Most users, even systems programmers, never have this opportunity on a large scale system, for obvious reasons of efficiency and economy.
A simulator is not the only solution to this problem; it is, however, frequently the only practical one. The obvious approach, somehow to obtain the desired computer for exclusive use, has been mentioned, and is clearly inconvenient, impractical, expensive, and not necessarily sufficiently useful when it is possible at all. Most system programmers have encountered that maddening class of program errors which exist, are perhaps regularly repeatable, but which do not occur when the CPU is stepped through the erroneous code one instruction at a time. Similar timing dependencies may exist in input-output operations of interest. Finally, the computer may not exist in the desired configuration, if some particular feature or device is desired for study.

Another method of running operating system programs involves the use of a virtual machine, such as IBM's CP-67\(^1\) provides. The primary drawback in this approach is the requirement that a very expensive and infrequently available S/360 model 67 is required. In addition, the virtual machine does not accurately reflect the timing and behavior of the simulated computer in the area of I/O

\(^1\) Control Program-67/Cambridge Monitor System User's Guide. IBM Publication.
operations and privileged instructions. This is a fairly serious drawback, since this area is the focus of interest in operating systems programs.

A simulator, in contrast, offers the advantages summarized below.

-- Readily available to users
-- Run complete programs
-- Achieve any level of accuracy desired
-- Incorporates comprehensive debugging aids
-- Allows detailed performance monitoring
-- Arbitrary configuration - size, features, and devices
-- May be optimized for solution of problem(s) of interest
-- May be readily modified - software program

A complete discussion of these points is postponed to the following section, where they are covered in depth as features of SIM360. A simulator incorporating most or all of these features is potentially useful for:

-- Software development
-- Teaching tool - student runs
-- System testing of new versions of operating system software
-- Evaluation of different system configurations
Evaluation of new hardware

Software development is probably the most frequently occurring reason for using a computer simulator. Most development programs for new computer systems involve the early implementation of a simulator for the reasons discussed above.

SIM360 was specifically written for use as a teaching tool in a course in advanced operating systems, and has been successfully used for two machine problems (to date) in the current academic semester. The checkout of a new version of an operating system, or some component of it, could be accomplished on a simulator without the necessity for interrupting normal operations, bringing down the current system, installing the new version, running the desired tests, bringing down the new system, reinstalling the old system, etc., etc., through many iterations of the testing procedure. With some modification, perhaps, a simulator could be used to evaluate the effects and operating characteristics of totally new hardware in the form of new devices, a more powerful system, or perhaps a completely new system (transition from a S/360 to a S/370, for example). Simulators have not been widely used in these last three areas, but because it is a uniquely complete and accurate simulation, SIM360 could be a powerful and useful tool for systems work of this type.
2. DESCRIPTION OF SIM360

SIM360 is a computer program written in PL/I which simulates to a high degree of accuracy the behavior of a representative member of the IBM S/360 series of computer systems. The simulator runs as a problem program under OS/360 (or other operating system which supports PL/I), implements the full complement of privileged instructions, and provides very detailed and accurate simulation of the basic I/O devices of the S/360. It is specifically designed to run student programs assigned as machine problems for a course in operating systems, but provides a general solution to the problem of computer system availability discussed above.

2.1 ADVANTAGES AND FEATURES

All of the advantages of a simulator listed in Section 1 are incorporated in some measure in SIM360. It is potentially readily available to any user of the computer system on which it is in use\(^1\), and could be made available on any

\(^1\) The IBM S/370-155 at MIT's Information Processing Center
S/360 or S/370 which supports the IBM S/360 operating system and can provide a 200K user partition. Further, it could be made available on any comparable large scale computer system which supports PL/I, with appropriate, but probably minor, modifications to the simulator code. In one sense, SIM360 can run complete programs; it implements all of the I/O and privileged instructions of the S/360. The complete instruction set is not implemented, but was not desired; the simulator is specifically designed to run student assignments emphasizing I/O programming, interrupt handling, and other operating system techniques. An instruction subset adequate for this purpose is provided.\(^{1}\)

The level of accuracy of the simulation is as high as could be reached using available documentation. Instruction timings, for example, for those instructions which have variable length operands, are adjusted to reflect the length specified in the particular instruction being simulated. I/O operations which result in data transfers by the data channels on a cycle stealing basis are accurately reflected.\(^{2}\) Interrupt timings are adjusted to account for device characteristics such as clutch points (on card

\(^{1}\) See Appendix A.

\(^{2}\) See Appendix C.
readers and card punches) and line spacing (on printers).

SIM360 incorporates powerful and comprehensive debugging aids. A program being executed by the simulator may dynamically request diagnostic or program flow information to be printed by the simulator on the basis of a number of distinct conditions:

1) Successful branch
2) Reference to a particular address as an operand
3) Reference to a particular address for instruction execution
4) Execution of a particular instruction (by class, i.e., Load or Multiply, not instance)
5) Occurrence of an interrupt
6) Occurrence of significant channel activity
7) Occurrence of a dump request

All of these conditions may be dynamically set and reset by the simulated program through the use of supplied macro instructions. Because the simulator, as implemented, is not an interactive system, there are no breakpoint facilities, or other very useful capabilities usually found in interactive debugging aids. Such features could, however, be easily added to the simulator should it ever be desirable.

---

1 See Appendix A
to use it in an interactive environment. The capabilities provided for debugging also serve for performance monitoring. All aspects of system performance may be selectively examined through use of the features outlined.

SIM360 is specifically adapted for the use for which it was written. It is being used to run student programs for a relatively large class, and has many features which are desirable for this use. For example, most of the options discussed in Appendix B are provided to give the instructor a measure of control over how much machine time and output volume may be generated by student programs. To a limited extent, the options also reflect the ability to choose an arbitrary configuration for the system being simulated, but, in general, achieving a truly arbitrary configuration is a matter which requires modification of the simulator code.

2.2 CONFIGURATION OF THE SIMULATED SYSTEM

The simulated computer (see Figure 1) which SIM360 provides is a representative IBM S/360 with up to 32K bytes of core storage.\(^1\) Up to six channels are available, although at present only one, the byte multiplexor channel, has attached devices. Two 282 control units are attached to multiplexor channel 0, and each 2821 services a 2540 card.

\(^1\) This ridiculously small amount of core (for a S/360) is considerably more than adequate for student programs.
Figure 1: Simulated Hardware Configuration
reader-punch and two 1403 printers. No special features are implemented on the CPU or any device. Certain aspects of the CPU are not simulated. The machine check interrupt and diagnostic scan-out are not available, nor is the operator's console. At present, no direct access or tape devices are available, but direct access capability for 2311 and 2314 type devices are under development and will be available in the near future. Tape facilities are a possible, but not imminent, addition. This configuration provides the ability to run systems programs which deal with every phase of S/360 CPU operation except error detection, and with card and printer I/O devices.

2.3 STRUCTURE OF THE SIMULATOR

SIM360 is a complete system for running student programs. As an overview of the simulator structure, a brief description of how the simulator is utilized will be given; complete, detailed instructions for using the simulator are given in Appendices A and B.

Students are assigned a problem and prepare their programmed solutions in S/360 Basic Assembler Language.

---

1. The operator's console might be a useful addition to an interactive version of SIM360.
Student decks are collected and grouped into one large input deck; appropriate control cards are added for the operating system and SIM360. The entire assembled deck is submitted as one batch run. When returned, student decks are reseparated, and printed output of assembler listing, simulator output, and simulator trace and diagnostic output are assembled for each student and returned. Final results after a series of runs are submitted by the student for grading.

The simulator produces this overall result by first assembling all of the student programs using the G level assembler\(^1\) in batch mode. Object module output of the assembler is held in a temporary file, which is the input to the second (simulation) pass over the data. When all student decks are assembled, the simulator proper is given control.

The simulator consists of four major modules.\(^2\) The first module, a very simple loader, reads the object module output from the first (only) student deck and builds an executable program in a reserved storage area. This activity is entirely analogous to that of the S/360 Loader\(^3\).

\(^1\) This is a more efficient S/360 Assembler written at the University of Waterloo.

\(^2\) See Figure 2.

\(^3\) IBM System/360 Operating System: Linkage Editor and Loader, Form C728-6538.
Figure 2: Simulator Structure and Data Flow
When the program has been loaded, the CPU simulation module initiates system activity in a manner analogous to S/360 Initial Program Loading. Thereafter, under the control of the CPU simulator, the I/O simulation module and the trace module are invoked as required by the program, and the simulated execution of the student program proceeds until it terminates, or until an unrecoverable error is detected. Control then returns to the module SIMLINK, which loads the next student program and reinitializes the simulation process.

2.4 PROGRAM OPERATION

The simulator receives control from the operating system in the module SIMLINK. First the parameters of the run are processed,¹ and then the first (or only) assembled student program is loaded. When the program is loaded, the module SIMCPU is called to simulate program execution. When SIMCPU returns, SIMLINK loads the next program and continues in this manner until all programs have been simulated.

The module SIMCPU performs some initialization, and proceeds to simulate the execution of the program by using the doubleword at simulated location zero as the initial

¹ See Appendix B, section B.3.1 and Appendix C, section C.2.1.
program status word. Each instruction is simulated by a small routine (typically four or five PL/I statements) which does appropriate processing to implement the instruction. After each instruction the elapsed time in the simulation is updated, and a check for an interrupt or other special condition is made. Interrupts may occur because the timer decrements from zero to minus one, or because an appropriate condition exists in the I/O subsystem. Other conditions which are handled are data transfers between core storage and I/O devices, I/O events,\textsuperscript{1} and the special considerations which arise when the CPU is in the wait state.

If in the course of instruction simulation the simulator encounters a request that a trace condition be enabled (or disabled), the TRACE module is called at an appropriate entry point. This module checks and decodes the trace request, makes (or deletes) an appropriate entry in the list of enabled trace conditions, and, if necessary, prints any requested trace information. The other class of events which causes the TRACE module to be called is the occurrence of a condition which is currently being traced. In this case an appropriate entry point in TRACE is called to format and print the information requested by the enabled

\textsuperscript{1} See Appendix C, section C.4.6.
trace condition.

When SIMCPU encounters an I/O instruction, or when an I/O event occurs, the module SIMIO is called. Different entry points are used for different functions. The simulation of the HALT I/O and TEST I/O instructions involves little more than examining the state of the addressed channel, subchannel, and device, and setting the CSW and the condition code to appropriate values. The HALT I/O routine may also involve the scheduling and rescheduling of interrupts. The START I/O instruction, on the other hand, frequently initiates a long and very complex chain of events. In a very simple case\(^1\) the following outline lists major activities in their order of occurrence.

- Fetch the CAW from core and validate.

- Fetch the CCW from core, decode and validate.

- Call a routine which implements the specific device involved in the operation.

- Validate the specific command to the device.

- Schedule a device end interrupt to occur after completion of mechanical activity.

---

\(^1\) For example, the Read, Feed, and Stacker Select command to the 2540 card reader, discussed in Appendix C, section C.4.7.
- Set up data transfers between core storage and the device, to occur at appropriate intervals over an extended period of time.

- Set up conditions and parameters associated with the end of data transfer (e.g. channel end interrupt or event).

- Return to SIMCPU.

In addition to the simulation of I/O instructions, SIMIO performs I/O event processing, and initialization for and termination of I/O simulation at separate entry points. Figure 3 shows an overview of the operation of SIM360, and may help to clarify the foregoing discussion.
Figure 3: Simulator Operation Overview
(continued on next page)
Figure 3 continued
(continued on next page)
Figure 3 continued
(continued on next page)
Figure 3 continued
(continued on next page)
3. PROGRAMMING TECHNIQUES

SIM360 is a program, and some insight into the techniques used in programming SIM360 is useful for increased understanding of the simulation and its scope. Some of the more important techniques\(^1\) and data structures used in SIM360 are discussed in a general way in the following sections.

3.1 THE VIRTUAL CORE ARRAY

The contents of the core memory of the simulated computer are held in an array composed of \(n\) elements, where \(n\) is the memory size of the simulated computer. Each of the elements in the array is an eight bit logical quantity which represents one S/360 byte. The bounds of the array are so defined that the index of an element is equal to the memory address of the represented byte. Based arrays defined to contain groups of adjacent bytes are overlayed (by a pointer) on the virtual core array to allow aggregate entities (halfword, fullword, etc.) to be referenced directly. This technique is fully discussed in Appendix C.

---

\(^1\) A representative summary only, not by any means complete.
3.2 THE PROGRAM STATUS WORD

The program status word, PSW, of the simulated computer is represented by a structure which contains variables corresponding to the various fields of the PSW in appropriate formats. The condition code, for example, is represented by a bit string of two bits; the program counter (instruction address) is a signed integer which can be used as an index into the virtual core array to fetch an instruction.

3.3 THE INTERRUPT AND EVENT QUEUE

Some interrupts, such as program interrupts, occur immediately whenever the proper circumstances arise. Other kinds of interrupts, particularly those associated with I/O, may remain pending indefinitely after they are due to occur either because they are masked off, or because some other interrupt occurs first. In addition, a device simulation routine,¹ in the course of simulating device operation, may determine that one or more interrupts should occur at some future time as a result of device operation. In such a case, an entry or entries will be placed in the interrupt and event queue, a list of pending and scheduled

¹ See Appendix C, section C.4.7.
interrupts or events\(^1\) maintained in order by scheduled
time of occurrence. Entries in this queue contain infor-
mation which determines the channel and device involved,
status information for the CSW, channel and device, and
other necessary information. This queue is examined after
the completion of each instruction to see if an interrupt
or event is due to occur.

3.4 I/O SPECIFICATION BLOCKS

The I/O capabilities of the simulated computer are
defined by a set of specification blocks, one for each
channel, control unit, and device simulated. A channel
specification block (CSB) contains information on the
current state of the channel (available, interrupt pending,
or working), and a pointer to the control unit specification
block (CUSB) of the first attached control unit. The CUSB
contains similar status information, and pointers to the
next CUSB and the device specification block (DSB) of the
first attached device. The DSB for a device contains all
necessary information to simulate the device, for example:

\[\text{-- A pointer to the device simulation routine}\]

\(^1\) Events are associated with conditions in the I/O sub-
system and are fully explained in Appendix C, section
C.4.6.
-- The data transfer rate of the device
-- The record size of the device (if fixed - cards=80, printers=132, etc.)
-- The device status and sense state
-- Pointers to any data in the process of being transferred to or from the device
-- Information on the CCW or chain of CCW's the device is executing
-- etc.

All of this information, and a good deal more, is used by the device simulation routines, the channel interpreter, the event processor, and other functional routines in the process of simulating I/O operations.
4. CONCLUSIONS

SIM360 is an unusually complete simulator of a large scale computer, complete in a manner important in the study of operating system programs. It makes available to a large number of people who have no complete access to S/360 hardware a model of that hardware which is sufficiently accurate to be useful in many areas where most simulators are of little use. It has proven useful as a teaching aid and is potentially useful as a tool for:

1) Systems program development and testing
2) Performance monitoring
3) Debugging complex programs
APPENDIX A

PROGRAMMING FOR THE S/360 SIMULATOR

This appendix is intended to be a self-contained and sufficient guide for students or other users of SIM360. Familiarity with the S/360 assembler language is assumed.

A.1 INTRODUCTION

The S/360 simulator is a program written in PI/I which is designed to execute small (less than 32K) assembly language programs in such a fashion that the programmer is unaware of any difference from a physical S/360. In particular, privileged instructions, protection mechanisms, interrupts and I/O channel programs may be used and manipulated. There are exceptions and qualifications which surround such a statement about any simulation, and several of the more important of these are discussed below. In general, however, any program which will run on the simulator will run on the S/360 and vice versa. Your primary guides in using the simulator are therefore Principles of Operation and the S/360 Assembler Language.

A.2 IMPLEMENTED INSTRUCTIONS

The simulator does not handle the full complement of
S/360 instructions. A subset designed to be adequate for systems programming use is implemented:

<table>
<thead>
<tr>
<th>MNEMONIC</th>
<th>FORMAT</th>
<th>HEXADECIMAL OP-CODE</th>
<th>NAME</th>
</tr>
</thead>
<tbody>
<tr>
<td>I. LOAD INSTRUCTIONS</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1. L</td>
<td>RX</td>
<td>58</td>
<td>Load</td>
</tr>
<tr>
<td>2. LR</td>
<td>RR</td>
<td>18</td>
<td>Load</td>
</tr>
<tr>
<td>3. LM</td>
<td>RS</td>
<td>98</td>
<td>Load Multiple</td>
</tr>
<tr>
<td>4. LH</td>
<td>RX</td>
<td>48</td>
<td>Load Halfword</td>
</tr>
<tr>
<td>5. LTR</td>
<td>RR</td>
<td>12</td>
<td>Load and Test</td>
</tr>
<tr>
<td>II. STORE INSTRUCTIONS</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1. ST</td>
<td>RX</td>
<td>50</td>
<td>Store</td>
</tr>
<tr>
<td>2. STM</td>
<td>RS</td>
<td>90</td>
<td>Store Multiple</td>
</tr>
<tr>
<td>3. STH</td>
<td>RX</td>
<td>40</td>
<td>Store Halfword</td>
</tr>
<tr>
<td>4. STC</td>
<td>RX</td>
<td>42</td>
<td>Store Character</td>
</tr>
<tr>
<td>III. ADD INSTRUCTIONS</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1. A</td>
<td>RX</td>
<td>5A</td>
<td>Add</td>
</tr>
<tr>
<td>2. AR</td>
<td>RR</td>
<td>1A</td>
<td>Add</td>
</tr>
<tr>
<td>3. AH</td>
<td>RX</td>
<td>4A</td>
<td>Add Halfword</td>
</tr>
<tr>
<td>IV. SUBTRACT INSTRUCTIONS</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1. S</td>
<td>RX</td>
<td>5B</td>
<td>Subtract</td>
</tr>
<tr>
<td>2. SR</td>
<td>RR</td>
<td>1B</td>
<td>Subtract</td>
</tr>
<tr>
<td>3. SH</td>
<td>RX</td>
<td>4B</td>
<td>Subtract Halfword</td>
</tr>
</tbody>
</table>
V. **MULTIPLY INSTRUCTIONS**

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>M</td>
<td>RX</td>
<td>5C</td>
</tr>
<tr>
<td>2.</td>
<td>MR</td>
<td>RR</td>
<td>1C</td>
</tr>
<tr>
<td>3.</td>
<td>MH</td>
<td>RX</td>
<td>4C</td>
</tr>
</tbody>
</table>

VI. **DIVIDE INSTRUCTIONS**

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>D</td>
<td>RX</td>
<td>5D</td>
</tr>
<tr>
<td>2.</td>
<td>DR</td>
<td>RR</td>
<td>1D</td>
</tr>
</tbody>
</table>

VII. **COMPARE INSTRUCTIONS**

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>C</td>
<td>RX</td>
<td>59</td>
</tr>
<tr>
<td>2.</td>
<td>CR</td>
<td>RR</td>
<td>19</td>
</tr>
<tr>
<td>3.</td>
<td>CH</td>
<td>RX</td>
<td>49</td>
</tr>
</tbody>
</table>

VIII. **COMPARE LOGICAL INSTRUCTIONS**

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>CL</td>
<td>RX</td>
<td>55</td>
</tr>
<tr>
<td>2.</td>
<td>CLR</td>
<td>RR</td>
<td>15</td>
</tr>
<tr>
<td>3.</td>
<td>CLC</td>
<td>RS</td>
<td>D5</td>
</tr>
<tr>
<td>4.</td>
<td>CLI</td>
<td>SI</td>
<td>95</td>
</tr>
</tbody>
</table>

IX. **MOVE INSTRUCTIONS**

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>MVC</td>
<td>SS</td>
<td>D2</td>
</tr>
<tr>
<td>2.</td>
<td>MVI</td>
<td>SI</td>
<td>92</td>
</tr>
</tbody>
</table>

X. **AND INSTRUCTIONS**

<p>| | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>N</td>
<td>RX</td>
<td>54</td>
</tr>
<tr>
<td>2.</td>
<td>NR</td>
<td>RR</td>
<td>14</td>
</tr>
<tr>
<td>3.</td>
<td>NC</td>
<td>SS</td>
<td>D4</td>
</tr>
<tr>
<td>4.</td>
<td>NI</td>
<td>SI</td>
<td>94</td>
</tr>
</tbody>
</table>
XI. OR INSTRUCTIONS

1. O RX 56 Or
2. OR RR 16 Or
3. OC SS D6 Or
4. OI SI 96 Or

XII. XOR (EXCLUSIVE OR) INSTRUCTIONS

1. X RX 57 Exclusive Or
2. XR RR 17 Exclusive Or
3. XC SS D7 Exclusive Or
4. XI SI 97 Exclusive Or

XIII. SHIFT INSTRUCTIONS (LOGICAL)

1. SIDL RS 8D Shift Left Double
2. SLL RS 89 Shift Left Single
3. SRDL RS 8C Shift Right Double
4. SRL RS 88 Shift Right Single

XIV. BRANCH INSTRUCTIONS

1. BAL RX 45 Branch and Link
2. BALR RR 05 Branch and Link
3. BC RX 47 Branch on Condition
4. BCR RR 07 Branch on Condition
5. BTC RX 46 Branch on Count
6. BCTR RR 06 Branch on Count
7. EX RX 44 Execute
XV. GENERAL INSTRUCTIONS

1. LA RX 41 Load Address
2. IC RX 43 Insert Character

XVI. I/O INSTRUCTIONS

1. SIO SI 9C Start I/O
2. HIO SI 9E Halt I/O
3. TIO SI 9D Test I/O
4. TCH SI 9F Test Channel

XVII. SYSTEM CONTROL INSTRUCTIONS

1. LPSW SI 82 Load PSW
2. SVC RR 0A Supervisor Call
3. SPM RR 04 Set Program Mask
4. SSM SI 80 Set System Mask
5. ISK RR 09 Insert Storage Key
6. SSK RR 08 Set Storage Key

Use of a valid S/360 instruction which is not implemented by the simulator results in a program interrupt for an operation exception. In addition to the machine instructions listed above, there is a set of simulator extensions to the S/360 instruction set which currently includes:

1. TRACE and TRACEOFF - discussed in section A-5
2. QUIT - the simulator termination commands.
These are implemented as macro-instructions and should be used as such, as they are subject to change.

A.3 PREPARING A PROGRAM

A program must consist of a single control section with no external references, and must be assembled starting at relative location zero. The simulator initiates execution of a program in a manner similar to the hardware IPL function, and the programmer must provide at location 0 an initial FSW. For example:

```
EXAMPLE1 CSECT
IPLPSW DC A(0,START)
UNUSED DC 7XL8'0002000000000000'
CSWETC DC 6F'0'
NOINTS DC 5XL8'0002000000000000'
START SR 12,12 SET UP BASE
USING EXAMPLE1,12
L 4,BEGINADR
SR 5,5
LA 6,256
INITLOOP ST 45,0(4)
LA 5,1(5)
LA 4,4(4)
ECT 6,INITLOOP
QUIT
```
BEGINADR DC A(BLOCK)
BLOCK DS 256F
END

The DC labeled IPLPSW defines a doubleword at location zero which will be used by the simulator as the initial PSW. In this particular example:

1. All maskable interrupts are disabled.
2. The storage protection key is zero, providing unlimited access to all storage.
3. The CPU is in the running state and the supervisor state.
4. The initial condition code is zero.
5. The first instruction to be executed is at location START.

Other details illustrated by this example are:

1. The programmer must somehow initialize the permanently assigned core addresses (24 - 127) to the initial values he desires. The method used here is recommended.
2. The programmer must provide the assembler with a base register and initialize the register. Another example will show an alternative method.
3. The simulator should be terminated by the use of the QUIT macro-instruction.

A.4 INPUT/OUTPUT ENVIRONMENT

The current version of the simulator implements only a byte multiplexor channel with two attached 2821 control units. Each 2821 has attached one 2540 card reader-punch and two 1403 printers. The assigned device addresses are:

First 2821:
- 003 Reader
- 00D Punch
- 00E First Printer
- 00F Second Printer

Second 2821:
- 012 Reader
- 013 Punch
- 010 First Printer
- 011 Second Printer

Detailed information on the programming required to support these devices is contained in Principles of Operation and in IBM 2821 Control Unit, Component Description (A24-3312-7).

Special considerations involved in programming for these devices on the simulator are:

1. No special features are supported.
2. Stacker select commands to the reader punch are not simulated. Stacker select information in 2540 commands must be valid, but is ignored by the simulator.

3. Carriage skip commands to the printer are all interpreted as a skip to channel 1 (head of form). Carriage skip information in 1403 commands must be valid, but regardless of the channel specified, the paper is positioned at head of form.

A.5 DEBUGGING AIDS AND MONITORING FEATURES

A.5.1 FACILITIES

The simulator has extensive and powerful trace facilities to aid in debugging programs. Proper use of these facilities will greatly reduce the number of runs required to solve a given programming problem. The trace facilities are dynamically controlled at execution time by the use of the TRACE and TRACEOFF simulator control instruction. The following trace features are provided:

1. Branch tracing: whenever a successful branch instruction is executed, the standard trace information will be printed. Options may be specified.
2. **Address tracing:** whenever a given location is referenced as an instruction operand, the standard trace information will be printed. Options may be specified.

3. **Execution tracing:** whenever the given location is referenced for execution, the standard trace information will be printed. Options may be specified.

4. **Instruction tracing:** whenever a given instruction (IR, M, SSM, etc.) is executed, the standard trace information will be printed. Options may be specified.

5. **Interrupt tracing:** whenever the specified type of interrupt occurs, an abbreviated version of the standard trace information will be printed. Options may be specified.

6. **Channel tracing:** whenever the specified channel performs significant operations, an explanatory message is printed. Examples are:
a) A new CCW is fetched in a chain of command chained CCW's. This information, and the address and text of the fetched CCW are printed.

b) The channel receives status from an attached device. This information and the status byte are printed.

Options may not be specified.

7. Snapshot: whenever the trace command itself is encountered, an abbreviated version of the standard trace information will be printed. Options may be specified.

In addition to the above, the simulator can print the standard trace information for each instruction executed. This facility is not dynamically controlled, and must be set by the instructor.

A.5.2 STANDARD TRACE INFORMATION

The standard trace information mentioned above contains the following information:

1. The current hexadecimal value of the location counter (LOC).
2. The type of the trace request which caused this message. For example:

   PGM INTERRUPT
   ADDRESS 00F6
   INSTRUCTION SSM
   SNAPSHOT

3. The instruction count at the time of the trace message, i.e., the number of instructions which have been executed (COUNT).

4. The elapsed virtual (simulated) time since the start of execution.

5. The contents of the current PSW (hexadecimal).

6. The IBM mnemonic op-code of the instruction associated with the trace message (OP).

7. A hexadecimal dump of the instruction associated with the trace message (INSTRUCTION).

8. The hexadecimal absolute addresses of address operands 1 and 2, if present (ADR1, ADR2).

9. The first four bytes of operands 1 and 2, if present (OPERAND1, OPERAND2).

The abbreviated trace information printed in an interrupt trace message contains only items 1 - 5. The information printed in a trace message associated with instruction execution (Branch, Address, Execution, and Instruction trace
types) reflects the state of the CPU at a theoretical point in time after instruction fetch and address generation, and before any data has been changed by the execution of the instruction. The information printed in a trace message associated with an interrupt is that existing after the old PSW has been stored and before the new PSW has been fetched. Snapshot information is associated with a point in time after completion of the execution of the instruction preceding the trace request and before fetching the instruction following the trace request.

A.5.3 OPTIONS

The three types of options which may be specified in a trace command are status, registers, and core dump. Status information is that contained in the permanently assigned low core area from location $2^{410} - 12^{710}$. This includes the old and new PSW's for the five interrupt classes, the channel status word, the channel address word, and the timer. Any status options requested are formatted appropriately and identified. The registers option is obviously the 16 general purpose registers which are dumped in hexadecimal and decimal and identified. Core dumps are in hexadecimal and character format. Further discussion of the options is included in the syntax description.
A.5.4 TRACE SYNTAX

The syntax of the trace command is

\[
\text{TRACE} \begin{cases}
\text{BRANCH} \\
\text{ADDR,adr} \\
\text{EXEC,adr} \\
\text{INST,opcode} \\
\text{DUMP} \\
\text{CHANL,chadr}
\end{cases}
\]

where

\[
\begin{align*}
\text{adr} & = \text{a label or decimal address} \\
\text{opcode} & = \text{hexadecimal opcode of instruction} \\
\text{type} & = \{ \text{PGM, I/O, EXT, SVC, MCK} \} \\
\text{chadr} & = \text{an integer 0 - 6}
\end{align*}
\]

\[
\text{options} = \begin{cases}
\text{REGS} & = \{\text{integer 0 - 15} \\
& \quad \{\text{integer 0 - 15} \} \}
\end{cases}
\]

\[
\text{STATUS} = \{\text{status spec} \\
\quad \{\text{status spec} \} \}
\]
status spec = [ OLDPGM
                NEWPGM
                OLIDI/O
                NEWI/O
                OLĐEXT
                NEWEXT
                OLDSVC
                NEWSVC
                OLDMCK
                NEWMCK
                TIMER
                GSW
                CAW ]

core spec = adr, wordcount

wordcount = decimal integer 1 - 128

Note the following points:

1. Each 'core spec' is a pair:
   address, wordcount

2. In each trace command allowing options a maximum of
   16 registers
   13 status "fields"
   8 core dump specifications

may be specified.
3. The example uses snapshots heavily. This is acceptable for very simple programs but for complex problems the more useful information comes from interrupt and branch tracing, and well chosen instruction tracing.

The sample program which follows should help to clarify the information given above. The circled numbers on the trace listing refer to the notes which follow the example.
147 SWITCH EQU 15364 3
148 150 MS  DC 0000 1
151 152 K 0002 C
155 156 X:0024.X:0025.X:002F
157 X:0030.X:0031.X:003C
158 159 PRINTER CMD

128 129 SWITCH EQU 15364 3
130 131 MS E QC 0000 1
132 133 K 0002 C
136 137 X:0024.X:0025.X:002F
138 X:0030.X:0031.X:003C
139 140 PRINTER CMD

Sharpening the focus on the instruction in the diagram, here is a breakdown of the process described:

1. Initial setup: The switch is set to a specific value.
2. The program then waits for a condition to be met, represented by `WAIT`.
3. Upon meeting the condition, it proceeds to set the channel or bit.
4. The routine checks if the channel is available.
5. If available, it continues with the I/O operation.
6. If not available, it prints the error message and waits for another interrupt.\n7. Once ready, it proceeds with the I/O operation.
8. If an error occurs, it prints the error message and waits for another interrupt.
9. The process repeats until the operation is completed.

This routine is fundamental for managing I/O operations and handling interrupts in a computer system.
THIS IGNORES PROGRAM INTERRUPTS.

OUT

202 * EXCEPT

TERMINTATE.

193 TRACE DUMP, REGS=(4, 5)

192 AR 4

191 L 5

190 AR 4

192 MAXPOS

189 SPm 7

188 SR 7

187 L 4

186 MAXPOS

185 GET THE MAXIMUM POSITIVE NUMBER.

184 AND ADD 2 TO IT TO CAUSE AN

183 OVERFLOW

182 ARR 4

181 LA 5

180 L 4

180 MAXPOS

179 PROGRAM MASK TO ALLOW FIXED

178 TRACE DUMP, STAVUS=WLDUMP, REGS=(4, 5)

177 PROGRAM INTERRUPT TrANCE TO GIVE US SLIGHTLY LESS DUMP

176 WARNING. CONDITIONS AND MATCH THE INTERRUPTS.

175 SET PROGRAM INTERRUPT TRANCE TO GIVE US SLIGHTLY LESS DUMP

174 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

173 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

172 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

171 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

170 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

169 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

168 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

167 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

166 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

165 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

164 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

163 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

162 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

161 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

160 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

159 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

158 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

157 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

156 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

155 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

154 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

153 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

152 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

151 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

150 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

149 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

148 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

147 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

146 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

145 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

144 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

143 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

142 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

141 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

140 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

139 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

138 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

137 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

136 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

135 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

134 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

133 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

132 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

131 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

130 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

129 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

128 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

127 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

126 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

125 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

124 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

123 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

122 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

121 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

120 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

119 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

118 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

117 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

116 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

115 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

114 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

113 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

112 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

111 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

110 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

109 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

108 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

107 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

106 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

105 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

104 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

103 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

102 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

101 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

100 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

99 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

98 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

97 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

96 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

95 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

94 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

93 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

92 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

91 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

90 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

89 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

88 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

87 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

86 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

85 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

84 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

83 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

82 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

81 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

80 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

79 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

78 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

77 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

76 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

75 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

74 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

73 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

72 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

71 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

70 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

69 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

68 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

67 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

66 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

65 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

64 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

63 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

62 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

61 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

60 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

59 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

58 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

57 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

56 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

55 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

54 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

53 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

52 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

51 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

50 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

49 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

48 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

47 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

46 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

45 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

44 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

43 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

42 * CHERISH CONDITIONS AND MATCH THE INTERRUPTIONS.

41 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

40 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

39 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

38 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

37 * CHERISH CONDITIONS AND MATCH THE INTERRUPTIONS.

36 * CHERISH CONDITIONS AND MATCH THE INTERRUPTIONS.

35 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

34 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

33 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

32 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

31 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

30 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

29 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

28 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

27 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

26 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

25 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

24 * CHERISH CONDITIONS AND MATCH THE INTERRUPTIONS.

23 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

22 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

21 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

20 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

19 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

18 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

17 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

16 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

15 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

14 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

13 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

12 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

11 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

10 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

9 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

8 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

7 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

6 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

5 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

4 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

3 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

2 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

1 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

0 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.

-1 * CHERISH CONDITIONS AND MATCH THE INTERRUPTS.
10 May 72
Page 1

NO STATEMENTS PLACED IN THIS ASSEMBLY.

4 WAS HIGHEST SEVERITY CODE

ASMG0461 AT LEAST ONE REDUCIBLE A-TYPE CONSTANT IN ASSEMBLY.

SM7 ERR09 CODE MESSAGE

DIAGNOSTICS

- 55 -
Notes on the example:

1) The location shown in this column is usually the location of the instruction following the instruction associated with the trace.

2) The time is the elapsed time, in microseconds, since the start of the simulation.

3) See the LPSW instruction at statement 58, and its operand at statement 61.

4) This group defines one iteration of the print loop.

5) Note that although this instruction does not address the traced location directly, the location is contained in the operand, and the trace occurs.
A.5.5 TURNING OFF TRACING

Any requested trace facility may be removed when no longer needed by means of the TRACEOFF command. The syntax of this command is identical to that of the trace command, except that no options are included. In addition, all traces of a given type may be turned off by replacing the explicit specification adr, opcode, type or cha/dr with the word ALL. For example:

TRACE INSTR,45 TRACE BAL
TRACE INSTR,82 TRACE LPSW
TRACE INSTR,50 TRACE ST
TRACE INSTR,40 TRACE STH
TRACE INSTR,42 TRACE STC

-- code --

TRACEOFF INSTR,ALL TURN OFF ALL INSTR

A.6 HINTS

1. Do not place any cards containing // or /* in columns 1 and 2 in your deck.

2. Use your last name (maximum of 8 characters) as the label on the CSECT card which must be the first card of your program. This makes it easy to identify your assembler listing and output. Use a TITLE card with your name also for further ease
in identifying listings.

3. Your deck should have one each CSECT card (above, first card) and END card (last card).

4. Do not use the EXTRN or ENTRY statements or Q or V address constants.

5. The first 128 locations (16 doublewords) must be properly initialized.

6. The instructor can set the maximum number of instructions you can execute and the amount of virtual time which you have to run. Be efficient in your code and use the wait state properly.
APPENDIX B
INSTRUCTORS MANUAL

An overview of the steps in running the simulator was given in section 2.3. The detailed procedures are only slightly more involved. The following sections discuss in detail all the necessary considerations.

B.1 STUDENT DECKS

Each student deck must be one (only) S/360 assembler language control section. The simulator's loader cannot link control sections, properly process external symbols, or relocate to a base address other than zero. To enable all of the simulator output to be easily collated, the name (label) on the CSECT card is used by the simulator as an identifying tag on all output. A student deck should therefore look like

name    CSECT    FIRST CARD

assembly language statements

END    LAST CARD

where name is an appropriate identifier (student's last name or assigned I.D. number, for example). It should be
noted that improper use of the ICTI assembler control instruction can cause the assembler to terminate processing, and thus abort many assemblies in a batch run. It has been a successful policy to simply make no mention whatsoever of this, since this feature of the assembler is very rarely used. Should the problem arise, students can be instructed never to use this statement.

R.2 ASSEMBLER INSTRUCTIONS

All student decks for a given run should be grouped into one large deck, checking each student deck for the presence of an END card. In front of the student decks appropriate Job Control Language control cards must be provided. The following cards are the appropriate ones for M.I.T.'s Information Processing Center:

```plaintext
// JOB, PROVIDED BY IPC
// 'SUBMITTER'S NAME',REGION=200K,CLASS=B,MSGLEVEL=(1,1)
/*MITID USER=(M1234,5678)
/*SHI LOW
/*MAIN TIME=5,LINES=6
/*STEPNAME EXEC ASM,LEVEL=C,FARM.C='LOAD,NODECK,BATCH'
/C.SYSLIB DD DSN=USERFILE.M4568.10113.NACLIB,
// DISP=SHR
//C.SYSIN DD *
```

student decks

```
/*
- more control cards to follow, discussed below -
```
The first four cards are the job and job parameter cards. The number of cards and information required here will vary widely from installation to installation. The cards shown are included for completeness. The next three cards shown are included for completeness. The next three cards are those required when a catalogued procedure such as the one provided by IBM is available; refer to the Assembler (F) Programmer's Guide (C28-3756) for further information. The important point here is that the temporary data set named &TEMP must be created, contain the object module output of the assembler, and be passed to the next job step. Note that a private macro library, containing the TRACE, TRACEOFF, and QUIT macros, must be used.

**B.3 SIMULATOR INSTRUCTIONS**

The complete JCL necessary to run the simulator is:

```plaintext
//STEPSIM EXEC PGM=SIM360, 
// PARM='MAXTIME=10000,MAXCOUNT=4000,CARDS=2,PRINT=3,MAXPGE=11' 
//STEPLIB DD DSNAME=USERFILE.M4568.10113,DLIB,DISP=SHR 
//SIMLIN DD DSNAME=&TEMP,DISP=(OLD,DELETE) 
//SYSPRINT DD SYSOUT=A 
//TRACE DD SYSOUT=A 
//SIMPRINT DD SYSOUT=A 
//SIMPRN2 DD DUMMY 
//SIMPRN3 DD SYSOUT=A 
//SIMPRN4 DD DUMMY 
//SIMPNC DD DUMMY 
//SIMPNC2 DD DUMMY 
```
//SIMPNC3 DD DUMMY
//SIMPNC4 DD DUMMY
//SIMIN DD *
- data cards for simulated reader 00C -
//SIMIN2 DD *
- data cards for reader 012 -
//SIMIN3 DD DUMMY
//SIMIN4 DD DUMMY

The use of the various cards is explained below, after the discussion of the parameters which may be included in the PARM= field.

E.3.1 SIMULATOR OPTIONS

The PARM= parameter on the EXEC card which invokes the simulator may contain any combination of the following options. Defaults assumed by the simulator are underlined; any error in the parameter field produces a terse diagnostic, and the simulator will not run. It does examine the entire parameter field for validity, however.

\[ \text{MAXTIME=n} \]

\[ n \text{ must be a positive decimal integer which represents the maximum amount of simulated real time in milliseconds which will be allowed to elapse for one program. Default is 1000, or one second.} \]
MAXCOUNT=n

n must be a positive decimal integer which represents the maximum number of instructions which the simulator will execute for one program. Default is 500.

MAXPGE=n

n must be a positive decimal integer which represents the maximum number of pages of trace output (printer data set STRACE) which will be allowed for each program run. Default is 5.

CARDS= 0,1,2,3,4

The number of input streams to the simulator, corresponding to the DD statements labeled SIMIN (corresponding to 1), SIMIN2 (corresponding to 2), SIMIN3 (corresponding to 3), SIMIN4 (corresponding to 4).\(^1\)

PUNCH= 0,1,2,3,4

The number of punch output streams to be used. Corresponding DD statements are SIMPNC1 - SIMPNC4.\(^1\)

\(^1\) Only two 2540 card reader-punches are available in the current version of the simulator; the card input (output) streams 3 and 4 are available for expansion.
PRINT = 0,1,2,3,4 The number of print output streams to be used. Corresponding DD statements are SIMPRNT = SIMPRN4.

PCHDEST = PRNT,PNCH If it is desired to print rather than punch the punch output streams, use 'PRNT'. If they are to be punched, use 'PNCH'. The DD cards SIMPNCH = SIMPNCH4 must be correspondingly adjusted.

PGMINT = YES,NO If 'NO', then a program interrupt which occurs after a program interrupt and before an LPSW instruction is executed will cause the simulator to print a diagnostic and terminate the program. 'YES' causes the simulator to ignore this condition.

TRACE = ALL,NONE If 'ALL', then every instruction causes the standard trace message to be printed. Otherwise, only trace conditions enables dynamically by the program are printed.

The following options are for maintenance and debugging use only. Note that they can cause many thousands of lines to go to SYSPRINT.
TDUMP= 0,1,2

'1' causes the trace queue to be dumped every time a new trace condition is enabled. '2' causes a trace queue dump as for '1', and in addition on every occasion when a trace message is printed. '0' inhibits all trace queue dumps.

IQDUMP= 0,1,2,3

'1' causes the interrupt and event queue to be dumped each time an I/O interrupt occurs. '2' causes the channel specification block and the I/O specification block to be dumped after the initiation of each device operation. '3' causes both of the above. '0' is for no dumps.

PDUMP= YES,NO

The simulator's link-loader module will print relevant information on programs loaded and initiation of simulation if "YES".

B.3.2 SIMULATOR JCL

    //STEPLIB DD DSNAMED= etc.

This defines the 'library' which will be searched first to find SIM360 when the system starts to execute the simulator.

Refer to IBM System/360 Operating System: Job Control Language Reference, Form C28-6704.
//SIMLIN DD DSNAMES=&TMP,DISP=(OLD,DELETE)
This defines the assembler output from the previous step
as the program input to the simulator.

//SYSPRINT DD SYSOUT=A
In the event of a serious error detected by the simulator
or the operating system, diagnostic information will be
printed on the SYSPRINT data set. This control card is
also used by the maintenance and debugging options of the
simulator (TDUMP=, etc.).

//STRACE DD SYSOUT=A
All trace information generated by the simulator goes to this
data set. Note that the MAXPGE= option may be used to pre-
vent an erroneous program from generating hundreds of pages
of trace output.

//SIMPRINT DD SYSOUT=A
Output to printer 00E goes to the data set defined by this
control card. This card and all following may be punched
as follows if the simulated I/O device is not to be used:

    //SIMPRN2 DD DUMMY
Remember that correspondence is required between the PRINT=
option of the simulator and the SIMPRNx control cards
(PRINT=1 implies that only SIMPRNT and printer 00E will be used; PRINT=2 implies that SIMPRN2 and printer 00F will be used in addition, etc.).

//SIMPRN3 DD SYSOUT=A
This particular simulator run (of an assigned student machine problem) was using printers 00E and 010, but not printer 00F or 011.

//SIMPRN4 DD DUMMY
Not used in this case.

//SIMPNC9 DD DUMMY
//SIMPNC2 DD DUMMY
//SIMPNC3 DD DUMMY
//SIMPNC4 DD DUMMY
No card punches were used in this example. If a punch were to be used, the corresponding JCL card would normally be

//SIMPNCx DD SYSOUT=B

//SIMIN DD *
This JCL card must be followed by the data cards which are to be read by the simulated card reader 00C. Note that because of System/360 Operating System conventions, none of
these data cards may contain // or */ in columns 1 and 2.

    //SIMIN2 DD *
To be followed by cards for simulated reader 012.

    //SIMIN3 DD DUMMY
    //SIMIN4 DD DUMMY
The simulator in its current implementation has no device
which uses these data sets. It is recommended, however,
that they be included, since the simulator may attempt to
open the data set if an error occurs in punching the
CARDS= option.
APPENDIX C

GUIDE TO MAINTENANCE, MODIFICATION AND REPROGRAMMING

Because it is written in PL/I, maintenance or reprogramming of the simulator should be fairly straightforward. The following discussion will therefore trace the overall logic and functional behavior of the code, and avoid detailed description except where necessary.

C.1 OVERVIEW

The simulator is composed of four major modules:

1. SIMLINK - Reads and loads into virtual core array the object module (assembler output). Also does initial parameter processing.

2. SIMCPU - Does simulation of CPU functions, instruction execution, timer, interrupts. Also does simulation of DMA data transfers.

3. TRACE - Processes dynamic trace command interpretation and does the processing and formatting associated with trace output.

4. SIMIO - Does all processing related to I/O
instructions, CCW's, and the internal performance of I/O subsystems.

In addition to these four major components, there is a very small (42 BAL instructions) assembly language subroutine which does simulation of fullword multiplication and division. This is necessary because these two S/360 instructions (M and D) require 64 bits of precision and PL/I does not have this capability.

C.2 MODULE SIMLINK

C.2.1 PARAMETER PROCESSING

This module contains the initial entry point to the simulator. First the parameters passed to the simulator from the PARM= field on the EXEC card are processed. Processing is very straightforward and is outlined in Figure C-1. Refer to the Appendix B for further information on parameter keywords and their effect.

C.2.2 PROGRAM LOADING

When parameter processing is completed, the error switch is tested and if an error has occurred the program terminates. Otherwise, some initialization is performed (at the label RESTRT; see Figure C-2), and the output data set of the assembler is implicitly opened and the first card read. Of the five valid record types produced by the assembler, only

1 IBM System/360 Operating System: Assembler(F) Programmer's Guide, Form C26-3756
Set local variable [**PARM**] = parameter character string

Set **PARM** = null string?

No

Scan for comma

Found?

No

Set TEMP [**PWORK**] = **PARM**
Set **PARM** = null string

Yes

Set TEMP [**PWORK**] = substring of **PARM** up to comma. Set **PARM** = substring of **PARM** after comma

Scan **PWORK** for

PI

Figure C-1 : Parameter Processing
(continued on next page)
Figure C-1, continued
(continued on next page)
<table>
<thead>
<tr>
<th>Valid Keywords</th>
<th>Internal Switches or Variables Affected</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAXTIME</td>
<td>MAXT</td>
</tr>
<tr>
<td>MAXCOUNT</td>
<td>MAXI</td>
</tr>
<tr>
<td>TRACE</td>
<td>TSITCH</td>
</tr>
<tr>
<td>PGMINT</td>
<td>PGM_SW</td>
</tr>
<tr>
<td>CARDS</td>
<td>NCOINSTR</td>
</tr>
<tr>
<td>PUNCH</td>
<td>NOPNSTR</td>
</tr>
<tr>
<td>PRINT</td>
<td>NOPRSTR</td>
</tr>
<tr>
<td>MAXPGE</td>
<td>NXPGCNT</td>
</tr>
<tr>
<td>PNCHDEST</td>
<td>PTQNNTSW</td>
</tr>
<tr>
<td>TDUMP</td>
<td>TQDMPSW</td>
</tr>
<tr>
<td>IQDUMP</td>
<td>CDDMPSW, IQDMPSW</td>
</tr>
<tr>
<td>PDUMP</td>
<td>PDUMPSW</td>
</tr>
</tbody>
</table>

Figure C-1 continued
Figure C-2: Program Loading
(continued on next page)
Figure C-2 continued
(continued on next page)
DONE

E-SW on ?

Yes

Set E-SW off.
Initialize first 128 bytes to zero.
Set IPLSW on.

No

Print error message

RESTRT

IPLSW on ?

Yes

Call SIMCPU "execute" program.

RESTRT

No

RESTRT

READ_IN

Figure C-2 continued
three are processed by the assembler; RLD and SYM records are ignored (without causing an error condition). The ESD record is used to establish the identifying name of the program being simulated. If the conventions for program preparation outlined in Appendices A and B are followed, this will be the name (label) on the CSECT card of the program being simulated. The END record signals the end of the program and causes the actual simulation process to be initiated. TXT records supply the text of the program and are loaded into the virtual core array PROG. This is a one dimensional array of aligned eight bit elements which is used to represent the core storage of the simulated computer. Figure C-2 shows the logical flow of the loading process. Note that if an invalid card type is detected or the student program does not initialize the first eight bytes of core storage (used as the initial PSW) the program will not be "executed". Also note that when the simulation of one program is finished (return from call to SIMCPU), SIMLINK reinitializes and continues to load following programs, terminating only when an end of file condition on the input occurs.

C.3 MODULE SIMCPU

C.3.1 STARTUP AND INITIALIZATION

On entry to this module various local variables are initialized, and two calls are made to initialization entry
points in the modules SIMIO and TRACE (SIMIO and SIMTRAS, respectively). The first operand address is forced to zero and the LPSW instruction is given control to load the initial PSW.

C.3.2 INSTRUCTION SIMULATION

Instruction simulation, in itself, is quite straightforward. The interpretation and decoding of the instructions (Figure C-3) is not quite so simple, and the actions taken after the completion of the simulation of each instruction are quite complex. Figure C-3 shows the outline of the algorithm for instruction interpretation; reference should be made, if necessary, to IBM System/360 Principles of Operation.

Given the information in Figure C-3 and the diagram showing the accessing scheme for the virtual core array (Figure C-4), understanding the code which simulates the various instructions is easy (most instructions involve only four or five lines of FL/I code).

As shown in Figure C-4, the virtual core array may be accessed in six ways:

1) As a byte - 8 bit logical value
2) As a halfword - 16 bit logical value
3) As a halfword signed integer in the range -32768 to 32767
4) As a fullword - 32 bit logical value
Figure C-3 : Instruction Interpretation
(continued on next page)
Check for instruction trace, execution trace. Call trace module if needed.

Update TIME by instruction time

Go to appropriate instruction execution based on opcode

Figure C-3 continued (continued on next page)
<table>
<thead>
<tr>
<th>Variable</th>
<th>Represents</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADDR1</td>
<td>Address of operand 1 (if present-RX, SI, RS format)</td>
</tr>
<tr>
<td>ADDR2</td>
<td>Address of operand 2 (if present-SS format)</td>
</tr>
<tr>
<td>I</td>
<td>Value of operand 2 (if an immediate operand) or value of count field (if SS format)</td>
</tr>
<tr>
<td>REGX1</td>
<td>R1 specification for general purpose register operand (if RR or RX format)</td>
</tr>
<tr>
<td>REGX2</td>
<td>R2 specification for general purpose register operand (RR format)</td>
</tr>
</tbody>
</table>

Figure C-3 continued
Figure C-4: Accessing the Virtual Core Array

PROG(BYTES, 8 BITS)
BIT_HW(HALFWORD, 16 BITS)
HW(HALFWORD, SIGN and 15 BITS)
BIT_FW(FULLWORD, 32 BITS)
FW(FULLWORD, SIGN and 31 BITS)
BIT_DBL(DOUBLEWORD, 64 BITS)

A similar scheme is used for the general purpose registers.
5) As a fullword signed integer in the range $-2^{31}$ to $2^{31}-1$

6) As a doubleword - 64 bit logical value

The general purpose registers are also represented by an array (extent 16--0:15) and are accessed in the same way as 32 bit logical, 31 bits with sign integer, and 64 bit logical values. The frequently referenced procedures AL PROT and PROT check operand locations for boundary alignment (AL PROT only), address tracing requests, and memory protection violation (see Figure C-5).

C.3.3 POST-INSTRUCTION PROCESSING

After the execution of each instruction, and before interpreting the next instruction, the simulator must check for a variety of conditions, and perform the necessary processing associated with the conditions found.

C.3.3.1 TIMER UPDATING AND INTERRUPT SCHEDULING

The label ND (very rarely ND2) is the point where post instruction processing begins. The instruction count is updated (and checked against the allowed maximum), and the simulated real time (R.TIME) is updated by the execution time of the instruction just completed (nominally; value of temp TIME). Then the timer counter (T.TIME) is updated and a check is made to see if 3333 microseconds or more (virtual time) have elapsed since the timer was last decremented. If this condition exists, then the simulated timer (fullword at location 80) is decremented by an appropriate amount, and, if
Figure C-5 : Alignment and Protection Checking
the timer has gone from a positive to a negative value as a result, appropriate interrupt processing is done. If the system mask allows external interrupts (bit 7 = 1) then the interrupt is taken immediately; if external interrupts are masked off, the interrupt is scheduled to occur as soon as the external interrupt mask bit is set to allow the interrupt.

C.3.3.2 SEARCH FOR INTERRUPT

When timer processing is completed, the interrupt and event queue is searched to see if any pending (or previously masked off) interrupt or event is due to occur. An event occurs when its scheduled time (in the queue entry) is less than or equal to the elapsed virtual time in the simulation. However, an event due to occur in time may not take place, because, for example, it is a timer interrupt and the external interrupt mask bit is zero. An event which is not an interrupt might be the transfer of a byte to or from core storage by a channel in the process of data transfer, or the occurrence of a device end for an operation initiated by a channel command word with the command chaining bit on. Figure C-6 shows the outline of this process. Note that the interrupt and event queue is maintained in sorted order by scheduled time of occurrence, and that masked interrupts are simply left at the head of the queue, and thus will be
Figure C-6: Interrupt and Event Processing (continued on next page)
Figure C-6 continued
(continued on next page)
Figure C-6 continued
examined every time the queue is searched. As shown in the figure, if an interrupt or event occurs, the post instruction processing section of the simulator is re-entered at the timer processing point (effectively the start of the section). This is because time is required for an interrupt or event to take place, and thus the elapsed time must be again updated, and a possible timer interrupt checked for.

C.3.3.3 WAIT STATE PROCESSING

As shown in Figure C-6, if no interrupt or event takes place, then the wait/run state bit of the CPU is checked. If the CPU is in the run state, the instruction interpretation code is invoked and the simulator continues. If the processor is in the wait state, then a somewhat clumsy and hard to follow section of code attempts to find the next point in time when an event will occur and possibly cause processing to continue. Candidate events are a timer interrupt or some type of I/O interrupt or event. If the simulator cannot determine that there exists such an event, then the simulation is terminated and an error message is printed.

C.3.3.4 PROGRAM INTERRUPTS

Program interrupts fall outside of the structure outlined above. Most program interrupts cannot be masked, and those which can be masked do not remain pending until
enabled; they are completely ignored. Therefore a special section of code handles detected program exceptions. This routine sets the appropriate interrupt code in the program old PSW (simulated core location 40), and after appropriate processing goes to the label TAKE_I in Figure C-6. The appropriate processing may include completing an arithmetic operation in which overflow was detected or perhaps detecting that the program exception which occurred was masked off, and ignoring it altogether.

C.4 MODULE SIMIO

This module has six separate entry points to perform different functions related to I/O. The entry points are:

SIMIO Initialize the control blocks and data sets associated with I/O device simulation.
SIMIOT Called to clean up I/O simulation on termination of program being simulated. Closes data sets, flushes buffers, etc.
HALTIO Performs processing associated with the HIO instruction.
STARTIO Implements the SIO instruction. Initiates appropriate device activity as specified by the CCW and the state of the I/O subsystem.
TESTIO Simulates the TIO instruction by examining the state of the simulated I/O subsystem.
and the specified device, and appropriately setting the condition code and the status portion of the channel status word.

EVENT Performs the processing associated with the occurrence of an I/O event.

Before attempting to understand the functioning of the I/O simulation module, it is extremely important to understand in detail the operation of the S/360 I/O subsystems. Because the S/360 can accommodate an extremely wide range of I/O devices and because the I/O capabilities of the 360 are very "powerful", I/O operations are quite complex and difficult to understand, and the occurrence of subtleties and exceptions is quite frequent. Therefore, the maintenance programmer who is not very familiar with S/360 I/O is encouraged to carefully study the I/O section of Principles of Operations\(^1\) in conjunction with this guide and the program listing of SIMIO.

C.4.1 I/O_INITIALIZATION

As mentioned in section C.3.1, one of the first steps in initialization for simulation is to call the

\(^1\) IBM System/360 Operating System: Principles of Operation, Form A22-6821
initialization entry point SIMIC in the I/O simulation module. Initialization is quite straightforward. All channels and devices are put in the available state, printer and card punch data sets are opened and identifying headers are written, and a few entries in the device specification blocks are initialized to put the system in a clean, ready for operation state.

C.4.2 I/O TERMINATION

The I/O termination function simply checks to see if any data is contained in the device specification blocks which has been output by the program being simulated, but has not yet been written to the appropriate print or punch data set. If there is any such data, it is punched or printed.

C.4.3 HALT I/O INSTRUCTION

The entry point HALTIO, in simulating the HIO instruction, first checks whether or not the addressed channel is operating in burst mode. If the channel is so operating then the device with which the channel is communicating is determined, the data transfer operation is terminated, and appropriate interrupts are scheduled. If the channel is available, then the addressed device is found and its state examined. If the addressed device is working, then any data transfer in progress (there may be data transfer in progress on the multiplexor channel without being in burst mode).
mode) is terminated, and all interrupts which would normally occur due to device operation are scheduled to occur (with appropriate changes to reflect the HI0). The condition code is set, and the simulation of the HI0 is completed. Figure C-7 shows the operation of this routine.

C.4.4 TEST I/O INSTRUCTION

The entry point TESTIO first checks for the channel working state (burst operation), and, if found, sets the condition code appropriately (0102) and returns. Otherwise, the addressed device is found and examined. If the device is available, the condition code is set (002) and a return to caller is executed. If the device is in the interrupt pending state, then the CSW information associated with the interrupt is stored, the interrupt is cleared, and the condition code is set to 012 (CSW stored). If the device is working, the busy bit is set in the stored CSW, and the condition code is set to 012. See Figure C-8 for further information.

C.4.5 START I/O

Upon entry to the START IO routine the channel and device are checked for availability. If one or the other is not available, action very similar to that of TESTIO for the corresponding situation is taken. If both the channel and device are available, the channel interpretation code
Figure C-7: Simulation of HALT I/O
Figure C-8: Simulation of TEST I/O
is entered.

Channel interpretation starts by checking the channel address word (location 72) for validity, and, if valid, setting the protection key and the CCW address. The channel command word location is checked against the key for fetch protection, and if no protection error is found, the CCW is fetched and the CCW address is updated. The CCW is first checked to see if it is a TIC (transfer in channel). If it is, then some validity checks are performed on the command and its occurrence (i.e., a TIC cannot start a command chain). If invalid, appropriate action is taken, and if valid the CCW address is set to the address given in the TIC. The channel interpretation code is reentered at the point where the next CCW is fetched (see Figure C-9).

If the channel command word is not a TIC, then it is checked for validity. If valid, the PCI (program controlled interrupt) flag is examined, and if set, an interrupt is scheduled. Then the various fields of the CCW are extracted and the chain data flag from the previously executed CCW is examined. If chain data is on, the parameters of the data transfer in progress are updated with the data from the new CCW, and the data transfer is continued (note that this particular action cannot result from a start I/O—no previous CCW—but only from an event; see section C.4.6).
Figure C-9: Channel Interpreter
If there is no data chaining from the previous CCW, then a processing routine for the specific device is called to initiate the operation specified by the CCW.

C.4.6 I/O EVENTS

There are three different types of I/O events. Two are data transfer events, and their occurrence is marked by the transfer of one or more bytes from virtual core storage to a simulated device, or vice versa. The remaining event type is associated with the occurrence of a channel end or device end condition which arises in the process of an input or output operation. Since the termination of data transfer sometimes (on a multiplexor channel, for example) causes a channel end condition, a data transfer event is acted upon exactly as a normal (third type discussed above) event when the last byte of data specified by the operation has been transferred (see Figure C-6). All three event types are kept in the interrupt and event queue in sorted order by time of occurrence. They are placed in the queue by the device processing routines and contain information that reflects the characteristics of the device and the operation being performed. Figure C-10 shows the PL/I declaration of an entry in the interrupt or event queue, with comments explaining the items.
DECLARE

1 INT_Q BASED(P_CI),
   2 PREV_I POINTER, /*NULL IF FIRST ENTRY IN
   2 NEXT_I POINTER, /*NULL IF LAST ENTRY*/
   2 TIME_I DEC FLOAT, /*SCHEDULED TIME OF
                        OCCURRENCE*/
   2 P_DEV_DATA POINTER, /*LOCATES DATA AT THE DEVICE*/
   2 E_CH POINTER, /*IDENTIFIES ASSOCIATED
                    CHANNEL*/
   2 E_DEV POINTER, /*IDENTIFIES ASSOCIATED
                    DEVICE*/
   2 TIME_INTRVL DEC FLOAT, /*FOR DATA TRANSFER EVENTS-
                            TIME BETWEEN BYTE TRANSFERS*/
   2 TYPE_I FIXED BIN(15), /*NEGATIVE FOR EVENTS*/
   2 CODE_I BIT(16) ALIGNED, /*DEVICE ADR. FOR PSW*/
   2 CSW_I BIT(64) ALIGNED, /*CSW ASSOCIATED W/ INTERRUPT OR EVENT*/
   2 CORE_INDEX FIXED BIN(15), /*CORE LOCATION FOR NEXT BYTE TRANSFER*/
   2 DEV_INDEX FIXED BIN(15), /*IDENTIFIES NEXT BYTE TRANSFER AT THE DEVICE*/
   2 DATA_COUNT FIXED BIN(15), /*NO. OF BYTES TO BE TRANSFERRED*/

Figure C-10: Interrupt and Event Queue Entries
(continued on next page)
2 INCREM FIXED BIN(15), /*NEGATIVE FOR READ BACKWARD*/
2 CH_STAT CHAR(1), /*A,I, OR W. STATUS AFTER OCCURRENCE*/
2 DEV_STAT CHAR(1), /*LIKewise FOR DEVICE*/
2 MASK_I BIT(8) ALIGNED, /*.AND. W/ SYSTEM MASK TO SEE IF INTERRUPT ENABLED*/
2 IO PROT BIT(4) ALIGNED; /*PROTECTION KEY ASSOCIATED WITH OPERATION*/

Figure C-10 continued
The event processing routine (EVENT in SIMIO) handles only normal events (data transfers are done in SIMCPU; see section C.3.3.2). Upon entry to the routine the channel and device involved in the operation associated with the event are determined (using E_CH and E_DEV, Figure C-10) and the status bits of the CSW associated with the event are examined for unusual status (usually an error). If there is unusual status then any chaining in effect is cancelled, and an interrupt is scheduled to notify the program of the unusual condition. In the absence of unusual status, the status bits of the CSW are tested for device end. Upon device end, and data if chaining is present, the channel interpretation loop is entered (CH_INT_LOOP, Figure C-9). If command chaining is on from the previous queue, then the event is deleted from the queue, and the channel interpretation loop is entered. If there is no chaining, then the event is changed to an interrupt (to occur immediately, if enabled) and a return is made. If the event is not a device end, then if data chaining is on, the channel interpretation loop is entered. If command chaining is on, the event is deleted from the queue and otherwise ignored; in the absence of chaining, an interrupt is scheduled as above. See Figure C-11 for further detail.
EVENT

Determine channel and device

Unusual status? Yes

Is it an SII and is chain data on? No

Schedule immediate interrupt

No

CH_INT_LOOP

Return

Yes

Device end? No

No

Chain data on?

CH_INT_LOOP

Return

Yes

Chain data on?

CH_INT_LOOP

Delete event from queue

No

Command chain? Yes

Delete event from queue

No

Schedule immediate interrupt

Return

Yes

Command chain on?

Delete event from queue

No

Yes

CH_INT_LOOP

Figure C-11: Event Processing
C.4.7 DEVICE SIMULATION ROUTINES

The details of the simulation of an I/O operation to a given device are handled by a set of routines, one for each class of devices (see section C.4.5 and Figure C-9). Each individual device is defined by a device specification block (DSB) which contains all necessary information about the device and its current state; one piece of this information identifies the particular device routine which is used in simulating the device. The device routines decode the command byte from the CCW and initiate appropriate action. Entries are placed in the interrupt and event queue as necessary. Any necessary I/O operations are performed, as in the case of a simulated card reader where an input data set of the simulator supplies the "cards" for the simulated reader. All relevant command information is checked for validity and proper sequence (there are invalid command sequences on many devices), and appropriate error action is taken if an anomaly is detected. Since these routines vary widely in form with the device simulated, an example of such a routine is shown in some detail in Figure C-12, but no attempt will be made to explain in detail the functioning of each such routine. The appropriate reference manual for a device will provide detailed information on its performance, and a complete understanding of the behavior of the device
Figure C-12: RFS Command to Card Reader
(continued on next page)
Figure C-12 continued
will tend to lead to an understanding of the device simulation routine.

C.5 TRACE MODULE

There are 9 entry points to this module, two to process dynamic trace requests by the simulated program, and 6 to do the formatting and printing associated with a trace message. The entry points are:

TRACE - enables a trace condition in accordance with information supplied in the trace request

NO_TRAS - turns off any existing trace conditions of the type specified

BTRACE - called to do printing associated with a branch trace

ITRACE - called to do an instruction trace

NTRACE - called to do an interrupt trace

ADTRAS - called to do an address trace

ETRACE - called to do an execution trace

CTRACE - called to do a channel trace

SIMTRAS - initializes for simulation
The processing done by the TRACE module is not particularly interesting or difficult to understand. With a few exceptions, it consists of getting such and such a field to print in character position n, and thus is painfully detailed but conceptually unchallenging. Discussion will therefore be brief.

C.5.1 DYNAMIC TRACE REQUESTS

A trace request extracts information compiled into the program code by the Trace macro instruction, checks it for validity, and makes an entry in the trace queue, a list of enabled trace conditions. Figure C-13 shows the data format in the program code, and Figure C-14 gives the PL/I structure declaration of an entry in the trace queue. The transformation from one to the other is almost one for one, and quite obvious. One item of interest is that if invalid data is found in a trace request, it is assumed that the program being simulated has erroneously modified instruction locations. In this case, an attempt is made to find the end of trace request flag, and if it can be found, the invalid trace request is ignored; otherwise, an operation exception (program interrupt for invalid op-code) is taken. There is a separate routine to process each type of trace request, but they are very small (about five PL/I statements) and are necessary only because a different
ALIGN ON HALFWORD BOUNDARY

TRACE OP-CODE

TRACE TYPE:
  0: BRANCH
  1: INSTRUCTION
  2: ADDRESS
  3: INTERRUPT
  4: EXECUTION
  5: CHANNEL
  6: UNUSED
  7: UNUSED
  8: DUMP

ADDRESS,_OPCODE,INT.TYPE,ETC.

BIT SWITCHES FOR
STATUS DUMPS.

ADDRESS,_OPCODE,INT.TYPE,ETC.

BIT SWITCHES FOR
STATUS DUMPS.

FIRST ADDRESS TO BE DUMPED

n = NUMBER OF WORDS DUMPED

s = indirect switch

THERE MAY BE UP TO EIGHT PAIRS, TERMINATED BY THE
FOLLOWING SENTINEL.

TERMINATOR

Figure C-13: Trace Macro Data
DECLARE

1 TRACE_LIST BASED(P_C),
  2 PREV POINTER,
  2 NEXT POINTER,
  2 TYPE FIXED BIN(15),
  2 ID BIT(16) ALIGNED,
  2 STATUS BIT(16) ALIGNED,
  2 REGS BIT(16) ALIGNED,
  2 DUMP_OPTIONS(8),
    3 ADDRESS FIXED BIN(15),
    3 DCOUNT FIXED BIN(15);

Figure C-14 : Trace Queue Entries
internal indicator for each trace type is used to indicate that a trace condition is enabled.

A Traceoff command is processed at entry point NO_TRAS, and simply removes from the trace list the particular instance of the trace type specified, or, if ALL of the given type were specified, then every instance.

C.5.2 TRACE OUTPUT ROUTINES

The six entry points associated with trace output all do very much the same thing. The trace list is searched for the entry associated with the trace condition. Note that because the Traceoff command only removes the entry from the trace list, the internal indicator which flags a trace condition may still be set. In this case, when the list is searched, no corresponding entry will be found, and the output routine will then reset the internal indicator and return. In the more normal case, where an entry is found in the trace list, then a call is made to an internal procedure (TDUMP) which formats and prints the trace output as specified by the information in the trace queue entry.

It should be noted that the snapshot (DUMP) type is something of an exception. Because the dynamic trace request is, in effect, the trace condition in this case, a slightly different sequence of events results. However,
examination of the code will show that no difficulties are involved. Using existing code and procedures, a DUMP trace request:

- sets up an entry in the trace list in the normal way

- calls TDUMP in the normal way to print the information requested

- enters the NC_TRAB routine in an appropriate place to delete from the trace list the entry created in the first step above

- returns to caller (SIMCPU).
BIBLIOGRAPHY


IBM System/360 Component Descriptions - 2841 and Associated DASD, Form GA26-5988.


IBM System/360 Operating System: Job Control Language Reference, Form GC28-6704.


IBM System/360 Operating System: Linkage Editor and Loader, Form GC28-6538.


IBM System/370 Model 155 Functional Characteristics, Form GA22-6942.


IBM 2821 Control Unit: Component Description, Form A24-3312.